## **RESEARCH ARTICLE**

#### OPEN ACCESS

# A VLSI Design of Power Efficient Reversible Logic Gates for Arithmetic and Logical Unit

Rahul Mandaogade<sup>1</sup>, Prof.P.R.Indurkar<sup>2</sup>, Prof R. D.Kadam<sup>3</sup>, Department of electronics and telecommunication.BDCE Sevagram

Email: rahulm298@gmail.com<sup>1</sup>

## Abstract-

Reversible logic is one of the most important issues at present time and it has different areas for its application. The main purposes of designing reversible logic are to decrease quantum cost, depth of the circuits and the number of garbage outputs. A power efficient design of reversible gate is implemented in this paper.

One of the major goals of VLSI circuit design is to reduce the power dissipation which is demonstrated by R.Landauer in the early 1960s that states the loss of each one bit of information that dissipates at least KT ln2 joules of energy (heat) ,hence reversible logic based circuit design is an emerging research area which aims at reducing the information loss which causes the energy dissipation

This paper illustrates the VISI design of reversible logic gates as a building blocks of arithmetic and logical unit. A power efficient GDI logic based standard reversible gates are designed .The schematics are designed in Tanner 14.1 s edit tool in 180 nm submicron technology. Logical and power synthesis is also given for the different gates.

#### Introduction

Energy dissipation is one of the major issues in present day technology. Energy dissipation due to information loss in high technology circuits and systems constructed using irreversible hardware was demonstrated by R. Landauer in the year 1960. According to Landauer's principle, the loss of one bit of information lost, will dissipate kT\*ln (2) [3] joules of energy where, k is the Boltzmann's constant and k=1.38x10 -23 J/K, T is the absolute temperature in Kelvin[1]. The primitive combinational logic circuits dissipate heat energy for every bit of information that is lost during the operation. This is because according to second law of thermodynamics, information once lost cannot be recovered by any methods.

In 1973, Bennett, showed that in order to avoid kTln2 joules of energy dissipation in a circuit it must be built from reversible circuits [2].

In this paper, a VLSI design of reversible gates are shown. A GDI CMOS building block is used for reversible implementation.

#### **Reversible logic**

It is an n-input n-output logic function in which there is a one-to-one correspondence between the inputs and the outputs[5].

Reversibility requires two basic conditions

- The first condition: logically reversible.
- The second condition: physically reversible

## I. Reversible Logic Gates

The basic types of reversible logic gates are faynman, fredkin, toffoli, TSG, URG, Pares.

A. Feynman Gate

The Feynman gate which is a 2\*2 gate and is also called as Controlled NOT and it is widely used for fan-out purposes. The inputs (A, B) and outputs P=A, Q= A XOR B. It has Quantum cost one [16].



Figure 1. Faymnan gate

B. Fredkin Gate:

Fredkin gate which is a 3\*3 gate with inputs (A, B, C) and outputs P=A, Q=A'B+AC, R=AB+A'C. It has Quantum cost five [17].



Figure 2. Fredkin gate

C. Urg Gate:

It is a 3\*3 gate with inputs (A, B, C) and outputs P= (A+B) xor C, Q= B, R = AB xor C [12]. Quantum implementation of R gate is not discussed by author



D. Tsg Gate:

The TSG gate is a (4, 4) reversible gate. The most significant aspect of this gate is that it can work singly as a reversible full adder, that is, a reversible full adder can be implemented using a single gate only [13].





### **II.** Transistor implementation

A. Feynman Gate

Following figure shows the transistor implementation of the Feynman gate. The transistor implementation is fully reversible, that is, the given circuit can also work for forward as well as reverse operation.



Figure 5. Faymnan gate

B. Fredkin Gate

Fig. 6 shows the transistor implementation of the Fredkin Gate that need only four transistors. In the implementation the output P is directly taken from input A as output P is same as input A. The proposed transistor implementation is suitable both for forward as well as backward computation ,i.e. completely reversible in nature



Figure 6. Fredkin gate

#### C. URG Gate

Fig. 13 shows the Transistor implementation of URG gate .It can simultaneously generate two output functions (from P and R). The output Q is taken with a nmos transistor. It takes 13 transistors for proposed completely reversible implementation of the URG gate. The proposed implementation is suitable for forward as well as backward computation.



Figure 7. . URG GATE

#### D. Controlling gate

Fig. 8 shows the the controlling gate and its transistor implementation It can simultaneously generate three output functions (from P and R). The output P is taken with a nmos transistor. It takes 07 transistors for proposed completely reversible implementation of the gate. International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Quality Up-gradation in Engineering, Science & Technology (IC-QUEST- 11<sup>th</sup> April 2015)



Figure 8. Controlling gate

#### **III.** Implemented Work

VISI designing of the reversible circuits are done for checking the logical functionality of the designed gate in 180 nm technology using TANNER 14.11 Tools S edit tool.

The designs of the reversible gates are done using the GDI logic so as to minimize the required transistor count. The average power calculations are also perforemed for 180 nm technology for various supply voltages. The logical outputs are obtained on TANNER 14.11 W edit tool for transient analysis for same time duration for all designs.

#### IV. SIMULATION PARAMETERS

Following table shows the simulation parameters of the design

Sr. No.	Parameter	Values		
1.	Voltage supply	5V, 3.4V,2.4V		
2.	Technology	180nm		
3	Simulation Time	1 μs		
4	Analysis type	transient		
5	Power caculation	Average Power(µw)		
Tabla 1				

Table 1

## **V. SIMULATION RESULTS**

Simulation is based on TANNER TOOL 14.11 S-Edit 180 nm design. Graph presented below are input and output signal at respective input and output terminal at each gate.

A. Feynman Gate





Figure 10





International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Quality Up-gradation in Engineering, Science & Technology (IC-QUEST- 11<sup>th</sup> April 2015)

D. Controlling Gate



Figure 12



Gate	Avarege power dessipation in watts				
	(µw)				
	Vdd = 5V	Vdd=3.4V	Vdd=2.4V		
Faynman	0.50023	0.13206	0.028374		
Fredkin	0.014998	0.0076445	0.0032307		
URG	0.018321	0.0090824	0.0048336		
Controlling	0.0099105	0.0020083	0.0017715		
Table 3					



Figure 13. forward power desipation comparision chart

b. Backword power desipation proposed

Gate	Avarege power dessipation in watts (µw)			
	Vdd =5V	Vdd=3.4V	Vdd=2.4V	
Faynman	0.50776	0.13589	0.030382	
Fredkin	0.016438	0.0072264	0.0036543	
URG	0.032842	0.015087	0.0075381	
	0.014219	0.0083366	0.0045069	
Controlling				



Figure 13. Backword power desipation comparison chart

Gate	Avarege power dessipation in watts (µw)				
	Forward[18]	proposed	Backword[18]	Proposed	
Faynman	0.9004727	0.50023	70.54828	0.50776	
Fredkin	0.3859792	0.014998	0.3662202	0.016438	
URG	0.5259238	0.018321	0.9492534	0.032842	

## CONCLUSION

The reversible circuits form the most useful building block of quantum computers. This paper presents the low power design of reversible gates. The paper also illustrates the logical and power synthesis of the four reversible logic gates. As the latest approach to sequential circuit design using reversible gate we made an attempt to compare our design of different reversible circuits with respect to power dissipation factor

In future work, we plan to implement the reversible logic gate based one bit and four bit arithmetic and logical circuit with power optimization using the designed reversible gates.

# ACKNOWLEDGMENT

I am very much thank full to department of Mtech (VLSI) under department of Electronics and telecommunication of BDCE Sevagram, for providing International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Quality Up-gradation in Engineering, Science & Technology (IC-QUEST- 11<sup>th</sup> April 2015)

a good lab facility. We simulate the Result on TANNER TOOLS V 14.11

## REFERENCES

- R. Landauer, —Irreversibility and Heat Generation in the Computational Processl, IBM Journal of Research and Development, 5, pp. 183-191, 1961.
- [2] C.H. Bennett, —Logical Reversibility of Computation<sup>∥</sup>, IBM J.Research and Development, pp. 525-532, November 1973.
- [3] Vlatko Vedral, Adriano Bareno and Artur Ekert, —QUANTUM Networks for Elementary Arithmetic Operationsl, arXiv:quantph/9511018 v1, nov 1995.
- [4] Perkowski, M., A. Al-Rabadi, P. Kerntopf, A. Buller, M. Chrzanowska-Jeske, A. Mishchenko, M. Azad Khan, A. Coppola, S.Yanushkevich, V. Shmerko and L. Jozwiak, —A general decomposition for reversible logicl, Proc. RM'2001, Starkville, pp: 119-138, 2001..
- [5] Perkowski, M. and P. Kerntopf, —Reversible Logic. Invited tutoriall, Proc. EURO-MICRO, Sept 2001, Warsaw, Poland.
- [6] T. Esther Rani, M. Asha Rani, Dr. Rameshwar rao, "AREA OPTIMIZED LOW POWER ARITHMETIC AND LOGIC UNIT" 978-1-4244-8679-3/11/\$26.00 ©2011 IEEE.
- [7] B.Raghu kanth, B.Murali Krishna, M. Sridhar, V.G. Santhi Swaroop —a distinguish between reversible and conventional logic gates I, International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com Vol. 2, Issue 2,Mar-Apr 2012, pp.148-151
- [8] Babu HMH, Islam MR, Chowdhury AR, Chowdhury SMA. —Synthesis of full-adder circuit using reversible logicl, 17th International Conference on VLSI Design 2004, 757-60.
- [9] Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury and Hafiz Md. Hasan Babu. —A Novel Approach to Design BCD Adder and Carry Skip BCD Adderl. 21st International Conference on VLSI Design, 1063-9667/08 \$25.00 © 2008 IEEE DOI 10.1109/VLSI.2008.37.
- [10] Subir Kumar Sarkar ,Senior Member IEEE, Biswabandhu Jana, nindya Jana "Design and Performance Analysis of Reversible Logic based ALU using Hybrid Single Electron Transistor" Proceedings of 2014 RAECS UIET Panjab University Chandigarh, 06 – 08 March, 2014

- [11] D.M. Miller, D. Maslov, and G.W. Dueck, "A transformation based algorithm for reversible logic synthesis," Proceedings of the IEEE Design Automation Conference, 2003, pp. 318-323.
- [12] P. Kerntopf, "A new heuristic algorithm for reversible logic synthesis," Proceedings of the IEEE Design Automation Conference, 2004, pp. 834-837.
- [13] A. Agarwal and N.K. Jha, "Synthesis of reversible logic," Proceedings of the Conference on Design, Automation and Test in Europe, vol. 2, 2004, pp. 21384-21385.
- [14] G. Yang, X. Song. W.N.N. Hung, and M.A. Perkowski, "Fast synthesis of exact minimal reversible circuits using group theory," Proceedings of the IEEE Asia and South Pacific Design Automation Conference, 2005, pp. 1002-1005.
- [15] D.P. Vasudevan, P.K. Lala, J. Di, and J.P Parkerson, "Reversible-logic design with online testability," IEEE Transaction on Instrumentation
- [16] R. Feynman, Quantum Mechanical Computers, Optic News, Vol 11, pp 11-20 1985.
- [17] Fredkin E. Fredkin and T. Toffoli, Conservative Logic I, Int'l J. Theoretical Physics Vol 21, pp.219-253, 1982
- [18] Ch. Srigowri, M.Srihari, M. Sridhar, V.G. Santhi Swaroop — VLSI Design of Low Power Reversible 8-bit Barrel Shifter I, international journal of technological exploration and learning (ijtel issn: 2319-2135, vol.2, no.6, december 2013, pp.306-311