Analysis of Three and Five Level Half-Bridge Modular Multilevel Inverter

Shivpal R Verma*, Prof. Preeti V Kapoor**
*(Department of Electrical Engineering, Shri Ramdeobaba College of Engineering and Management
Ramdeo tekdi, Katol Road, Nagpur-440013 Email: verma.shivpal@gmail.com)
** (Department of Electrical Engineering, Shri Ramdeobaba College of Engineering and Management
Ramdeo tekdi, Katol Road, Nagpur-440013 Email: logonpreeti@rediffmail.com)

ABSTRACT
The multi level inverters are mainly classified as Diode clamped, Flying capacitor inverter and cascaded multi level inverter. The cascaded H-bridge multilevel control method is very easy when compare to other multilevel inverter because it doesn’t require any clamping diode and flying capacitor. The simulation had been carried for single leg of three phase three and five level Half-bridge modular multilevel converter (MMC) by using submodules. The main objective of this paper is to analyse operation of Half-bridge MMC for different level of voltage by using SPWM technique which reduces total harmonic distortion and enhances output voltage and current closer to sinewave without adding any complexity to the power circuit.

Keywords - Cascaded H-bridge MLI, half-bridge MMC, SPWM techniques, THD.

1. INTRODUCTION
Basically Inverter is a device that converts DC power to AC power at desired output voltage and frequency. Demerits of inverter are less efficiency, high THD, and high switching losses. To overcome these demerits, we are going to use multilevel inverter. The term Multilevel began with the three-level converter. The concept of multilevel converters has been introduced since 1975. The cascade multilevel inverter was first proposed in 1975 [1]. In recent years multilevel inverters are used for high power and high voltage applications. Multilevel inverter output voltage produce a staircase output waveform, this waveform is closer to sinusoidal waveform. The multilevel inverter output voltage having less number of harmonics compare to the conventional two level inverter output voltage. If the multilevel inverter output increase to N level, the harmonics reduced to the output voltage value to zero. The multi level inverters are mainly classified as Diode clamped, Flying capacitor inverter and cascaded multi level inverter. The cascaded multilevel control method is simple when compare to other multilevel inverter because it doesn’t require any clamping diode and flying capacitor [2]. Cascaded H-Bridge (CHB) converters employ dc-side isolated series connected full-bridge modules at each phase allowing high modularity and the lower total number of components when compared to NPC, FC. These characteristics make them widely employed in industrial applications.

Cascaded half-Bridge (CH2B) converters employ half-bridge modules connected in series instead of the full bridge ones. These converters are an alternative to the conventional cascaded full-bridge converters. The modular multilevel converter (MMC or M2C) employ series connections of pairs of half-Bridge modules (known as submodules). The topology has some advantages like; modular design, simple voltage scaling by a series connection of submodules, filterless configuration for standard machines or grid converters, etc. (10).

The single phase three level half-bridge MMC power Circuit consist of two submodules for obtaining three level output voltage. Circuit diagram for three level half-bridge MMC is shown in fig. 1. Fig. 1 shows one-phase leg of an N-level two switch modular converter, where $M = N - 1$ and M is number of submodules per arm.

![Fig. 1 circuit diagram for three level half-bridge MMC](image-url)
The switching pattern to achieve three level output voltage for half-bridge MMC is given below.

<table>
<thead>
<tr>
<th>SWITCHES</th>
<th>+VDC</th>
<th>0</th>
<th>-VDC</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>S2</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>S3</td>
<td>ON</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>S4</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
</tr>
</tbody>
</table>

### II. SPWM Technique

The gate pulses are generated by utilizing the simplicity of multi carrier sine PWM. In this technique sine wave is taken as reference wave of amplitude \( A_r \) and frequency \( f_r \) and it is continuously compared with triangular carrier wave of amplitude \( A_c \) and frequency \( f_c \). If sine wave is greater than triangular wave, the IGBTs is turned on otherwise off. For \( N \) level \( N-1 \) carrier wave with same frequency \( f_c \) and same amplitude \( A_c \) are disposed such that the bands they occupy are contiguous. The reference waveform has peak-to-peak amplitude \( A_r \), the frequency \( f_r \) and it is zero centered in the middle of the carrier set. The reference is continuously compared with each of the carrier signals. If the reference is greater than a carrier signal, then the device corresponding to that carrier is switched on otherwise off[3].

In multilevel inverters, the amplitude modulation index (\( M_a \)) is the ratio of reference amplitude (\( A_r \)) to carrier amplitude (\( A_c \)).

\[
M_a = \frac{A_r}{(N-1)A_c}
\]

Phase Disposition Modulation Method (PDPWM)

In phase disposition method all the carriers have the same frequency and amplitude. Moreover all the \( N-1 \) carriers are in phase with each other. It is based on a comparison of a sinusoidal reference waveform with vertically shifted carrier waveform as shown in Fig. 2. This method uses \( N-1 \) carrier signals to generate \( N \) level inverter output voltage. All the carrier signals have the same amplitude, same frequency and are in phase. In this method four triangular carrier wave have compared with the one sinusoidal reference wave.

### III. Simulation

The Under this topic, the simulation of Cascaded H-bridge Multilevel Converter topology has been carried out. Simulation parameter single leg for five level are given below:

<table>
<thead>
<tr>
<th>Table 2: Simulation parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Bus Voltage</td>
</tr>
<tr>
<td>Carrier frequency</td>
</tr>
<tr>
<td>Fundamental frequency</td>
</tr>
<tr>
<td>Load</td>
</tr>
</tbody>
</table>

Simulation model of power circuit for single phase three level half-bridge MMC.

![Fig 3: Simulation model of single phase three level half-bridge MMC](image)

Fig 4: Output phase voltage and line current for three level half-bridge MMC

Harmonics Analysis for single phase three level half-bridge MMC
Simulation model of power circuit for single phase three level half-bridge MMC.

![Simulation model of power circuit for single phase three level half-bridge MMC.](image)

**Fig. 5:** Harmonic Spectrum for single phase Line Voltage of 3-Level Inverter using PDPWM

![Harmonic Spectrum for single phase Line Voltage of 3-Level Inverter using PDPWM](image)

**Fig. 6:** Simulation model of single phase three level half-bridge MMC

![Simulation model of single phase three level half-bridge MMC](image)

**Table 2. Comparison of Harmonics analysis for three and five level half-bridge MMC**

<table>
<thead>
<tr>
<th>LEVEL</th>
<th>THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>THREE</td>
<td>52.22%</td>
</tr>
<tr>
<td>FIVE</td>
<td>26.85%</td>
</tr>
</tbody>
</table>

**IV. CONCLUSION**

Simulation of three and five level half-bridge MMC was carried out by using MATLAB/Simulink. The gate pulses have been generated by using PDPWM techniques. The result of harmonic analysis shows that Total Harmonics Distortion (THD) gets reduced by increasing level of voltage.

**V. ACKNOWLEDGEMENTS**

The author would like to thank faculty of department of Electrical Engineering from Shri Ramdeobaba College of Engineering and Management.

**REFERENCES**


