

High Performance Weighted Random BIST

Ms.Anuradha.B₁ Nandhini.M₂, Nivethithaa C.M₃, Pallavi Lawani.B₄, Priya.N₅

*Assistant Professor, Department Of ECE, Sri Eshwar College Of Engineering, Tamil Nadu, India.

*UG Scholar, Department Of ECE, Sri Eshwar College Of Engineering, Tamil Nadu, India.

*UG Scholar, Department Of ECE, Sri Eshwar College Of Engineering, Tamil Nadu, India.

*UG Scholar, Department Of ECE, Sri Eshwar College Of Engineering, Tamil Nadu, India.

*UG Scholar, Department Of ECE, Sri Eshwar College Of Engineering, Tamil Nadu, India.

Corresponding Author: Ms.Anuradha

ABSTRACT

A New Low-Transition (LT) Built-In Self-Test (BIST) Technique Is Proposed Based On Weighted Pseudo-Random Test Pattern Generation Tested In Circuit Under Test (CUT). A New BIST Method Has Been Proposed Using Weighted Random Test Pattern Generation. The New Method Consists Of Two Separate Phases: 1) Low Transition Pattern Generation And 2) Weighted Random Test Pattern Generation Using Weights Pattern. This Proposed Circuit Achieve High Speed And Low Area And Delay. The Experimental Shows Good Result Using XILINX XC3S100E-5TQ144 Spartan FPGA Device.

Keywords - Built-In-Self-Test, Model Sim, Weighted Pseudo-Random Testing, Xilinx Software

Date Of Submission: 31-03-2018

Date Of Acceptance 16-04-2018

I. INTRODUCTION

The important challenging field in VLSI is speed, cost, testing, area, reliability and power. The demand for viable computing devices and system of communication are increasing tremendously. These applications require low power dissipation. The main aim of these devices is to improve speed and performance with high fault coverage. Testing of integrated circuits is important to ensure high level of quantity products. The most popular testing method for embedded core is done using Built-In-Self-Test (BIST). Test pattern generation is vital in any BIST circuit. Off-chip communication between the Field Programmable Gate Array and a processor is bound to be slower than on chip communication and in order to reduce the time required for adjustment of the few parameters, the built in self-test approach is proposed for this method.

II. EXISTING SYSTEM

In the Existing system, Power is considered as one the parameter for improving the performance of the system. By making the phase shifter as common for all select chains, the size of the phase shifter is reduced. Thus by implementing the system, one of the parameter such as power is reduced

III. PROPOSED SYSTEM

In the Proposed system, the random input are obtained from the pseudo-Exhaustive Random Test Pattern Generator (RTPG), it is one of the test pattern It detects all detectable faults that do not cause sequential behaviour. By implementing this method the speed of the system is increased and the

delay is reduced gradually. Where by using weighted BIST it detects faults and delay while testing




Fig.1.1 Block Diagram Of Proposed Module

Fig.1.1 represents the proposed module of the design. Here in this module it consists of four sections, namely Pseudo-Exhaustive Random Test Pattern Generator, Low Transition Random Test Pattern Generator, Weight Random Test Pattern Generator and Multiplexer. Pseudo-Exhaustive Random Test Pattern Generator is one of the types of test pattern generation. It is applied for all 2^n input vectors. It detects all detectable faults that do not cause sequential behavior. Exhaustive Testing use a counter or a LFSR for pattern generation. Low-Transition random TPG (LT-RTPG) is comprised of an Linear Feedback Shift Register, a N-input AND gate, and a Flip-flop. When used to generate test pattern for test-per-scan BIST, where it decreases the number of transition that produced during scan shifting and hence it increases the speed during testing. Test pattern generator (TPG) is one of the methods for scan-based built in self- test (BIST) that can decrease switching activity of the circuits under test (CUTs) during Built in Self-Test and also produce very high fault coverage with desire lengths

of test sequences. The Proposed BIST is comprised of two TPGs:

1) LT-RTPG

weight WRBIST. A Multiplexer is a device that selects one several digital input signals and forwards the selected input into single line. Multiplexer in proposed method is mainly used to increase the amount of data.

IV. TECHNOLOGIES USED

4.1. Xilinx ISE

For synthesis and analysis of HDL designs, a software tool named Xilinx ISE is produced by Xilinx is used. Xilinx enables the developer to synthesize their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.

4.2. Model Sim

Model Sim is a multi-language HDL simulation environment, it increases the quality of design and debug. For simulating Hardware description language it is being used. In behavioral simulation, we can write models that will not necessarily synthesize. An example is a behavioral model for the ZBT RAMs used on the Xilinx Multimedia board. This code cannot be synthesized, but it is intended to give a true reflection of the behavior of the memory chip so that can test whether memory controller is functioning properly

4.3 Xilinx Spartan-3E Starter Kit




Fig.1.2 Spartan-3E FPGA Kit

Fig.1.2 Shows a full-featured Spartan-3E FPGA kit it includes,

- 1) Starter Kit Board
- 2) Power Supply
- 3) Evaluation Software & Resource CD
- 4) USB Cable (for programming)

Features of Spartan -3E FPGAs configure from commodity Flash memory which fully supports easy-to-handle Xilinx Platform Flash and consists of -Software Process Improvement serial Flash. Neither where Parallel NOR are flash supports primarily for Micro Blaze embedded applications configured. Improved

2) Weight-RTPG

Test patterns generated by the LT-RTPG detect easy

support for embedded systems applications includes Low-end support for 32-bit Micro Blaze RISC core and Efficient 8-bit Pico Blaze controller core. An advantage of Spartan-3E is Low-cost, space efficient FPGA power solution. Humidity sensor (or hygrometer) senses, measures and reports both moisture and air temperature. It senses the temperature of the mining area and alerts the user if the range exceeds.

V. SIMULATED RESULT




Fig.1.3 Shows The Output Of The Proposed Method.

Fig.1.3 Shows The Output Waveform Of The Proposed Method, And It Shows The Different Comparison Of Various Parameters Such As Area, Speed, And Delay.

VI. SYNTHESIZE RESULT




Fig.1.4 Synthesize Result

Fig.1.4 Shows The Utilization Of Maximum Frequency, Output Required Time After Clock, Combinational Path Delay And Minimum Input Arrival Time Before Clock

VII. RESULT ANALYSIS

METHODS	AREA (NO.OF FLIPFLOPS)	DELAY(NS)	SPEED(MHZ)
LOW POWER SCAN	123	3.804	262.916
WEIGHT_TPG	32	6.241	160.229
PROPOSED_WEIG HT_TPG	49	3.771	265.178

Fig.1.5 Result Analysis

Fig.1.5 represents the Area, Delay and Speed of the proposed method. In proposed method Number of Flip-flops and Delay are reduced, while the speed is increased.

VIII. COMPARISON OF EXISTING AND PROPOSED METHOD




Fig.1.6 Comparisons Chart Of Existing And Proposed Method

As the result shows the comparisons of speed between the existing and proposed method. Fig.1.6 shows that the speed is increased in proposed method while compared to existing method.

IX. CONCLUSION

The new method consists of two separate phases: 1) Low Transition pattern generation and 2) weighted random test pattern generation using weights pattern. In first phase reduce the transitions among patterns. The proposed Circuit achieves high speed and low area and delay. High performance is achieved by increasing the clock frequency. Experimental results have illustrated the performance of the proposed method by comparing with LP BIST method. The experimental shows good result using XILINX XC3S100E-5TQ144 Spartan FPGA Device.

X. FUTURE WORKS

The proposed BIST-TPG can be further extended with suitable block encoding mechanism in which block encoding can be done based on the transitions associated with test patterns or by designing an architecture that can control the toggling levels associated with the BIST schemes. The reduction in hardware overhead can be achieved by employing quantum adders for performing the addition and designing the fixing logic with quantum gates

REFERENCES

- [1] Wei Mao, Yongfu Li, Chun-Huat Heng, Yong Lian "High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure" IEEE Transaction On Very Large Scale Integration(VLSI)Systems(Volume pp, Issue 99), 25 January 2018
- [2] Manish Kumar Shrivastava, Braj Bihari Soni "Design And Simulation Of BIST Based 4-Bit Binary Comparator Based On Reversible Logic Architecture" International Journal Of Computer Applicatons (0975-8887) Volume 150-No.9,September 2016
- [3] Mehdi Sadi, Gustavo Contreras, Dat Tran, Jifeng Winemberg, Mrk Tehranipoor" BIST-Assisted Reliability Management Of Socs Using On-Chip Clock Sweeping And And Machine Learning" Test Conference (ITC), IEEE International,2016
- [4] Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar, Anup Dandapat "Performance Analysis Of A Low -Power High-Speed Hybrid 1-Bit Full Adder Circuit" IEEE Transactions On Very Large Scale Integration (VLSI) System (Volume 23, Issue 10, Oct 2015)
- [5] Suganthi Venkatachalam, Seok Bum Ko "Design Of Power And Area Efficient Approximate Multipliers" IEEE Transactions On Very Large Scale Intergration (VLSI) Systems (Volume 25, Issue 5, May 2017)
- [6] Dong Xiang, Xiaoqing Wen, And Laung - Terng Wang "Low-Power Scan-Based Built-In Self-Test Based On Weighted Pseudorandom Test Pattern Generation And Reseeding" IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 25, No.3, March 2017
- [7] Lai, J. H. Patel, T. Rinderknecht, And W.-T. Cheng, "Logic BIST With Scan Chain" pp. 57-66,Oct. 2006,.
- [8] Segmentation," In Proc. IEEE Int. Test Conf., Oct. 2006, J. Lee And N. A. Touba, "LFSR-Reseeding Scheme Achieving Low-Power Dissipation During Test," IEEE Trans. Comput.-Aided Des. Integer Circuits Syst., Vol. 26, No. 2, pp. 396-401, Feb. 2007.
- [9] H. K. Lee And D. S. Ha, "HOPE: An Efficient Parallel Fault Simulator For Synchronous Sequential Circuits," IEEE Trans. Comput.-Aided Design Integer Circuits Syst., Vol. 15, No. 9, pp. 1048-1058, Sep. 1996.
- [10] H.-G. Liang, S. Hellebrand, And H.-J. Wunderlich, "Two-Dimensional Test Data Compression For Scan-Based Deterministic BIST," In Proc. Int. Test Conf., pp. 894-902,Nov 2001.
- [11] X. Lin And J. Rajski, "Adaptive Low Shift Power Test Pattern Generator For Logic BIST," In Proc. IEEE Asian Test Symp., pp. 355-360,Dec 2010
- [12] L. Li And K. Chakrabarty, "Test Set Embedding For Deterministic BIST Using A Reconfigurable Interconnection Network," IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst., Vol. 23, No. 9, pp. 1289-1305,Sep. 2004.

- [13] M. Nourani, M. Tehranipoor, And N. Ahmed, "Low-Transition Test Pattern Generation For BIST-Based Applications," IEEE Trans. Comput., Vol. 57, No. 3, pp. 303–315, Mar. 2008.
- [14] M. Omaña, D. Rossi, F. Fuzzi, C. Metra, C. Tirumurti, And R. Galivache, "Novel Approach To Reduce Power Droop During Scan-Based Logic BIST," In Proc. IEEE Eur. Test Symp, pp 1–6, May 2013
- [15] U. R. Tida, R. Yang, C. Zhuo, And Y. Shi, "On The Efficacy Of Throughsilicon-Via Inductors," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 23, No. 7, pp. 1322–1334, Jul. 2015.

Ms.Anuradha "High Performance Weighted Random BIST" International Journal of Engineering Research and Applications (IJERA) , vol. 8, no. 4, 2018, pp. 20-23