

Optimized Design of Switched-Capacitor (SC) Integrator

Pragati Sheel*, Dr. Rajesh Mehra**

*(Department of ECE, NITTTR, Chandigarh

** (Department of ECE, NITTTR, Chandigarh)

Corresponding Author: Pragati Sheel*

ABSTRACT

In this paper we present an optimized design of classical switched capacitor integrator (SC). The operational amplifier utilized in this design implementation is a two stage operational amplifier and a differential folded cascode amplifier. Therefore there is important role of capacitors used in design implementation. Optimal switching technique is used in this paper. It is also shown that the average power consumption is less and also the area is calculated depending upon the design of amplifier used. The paper is implemented using 0.18µm CMOS technology.

Keywords: Folded Cascode, tow-stage amplifier, SC integrator, noise, area.

Date Of Submission: 10-01-2018

Date Of Acceptance: 27-01-2018

I. INTRODUCTION

The Switched-Capacitor circuits has, an amplifier, as the most power consuming component, which also is the most essential component in various applications. gSwitched-capacitor circuit is as shown in fig. 1, where a total of three switches are used in the circuit to control the op amp operation. C_1 is connected to V_{in} via S_1 and to ground via S_3 and unity-gain feedback is provided through S_2 [1].




Fig. 1 Switched-capacitor amplifier

Unity gain feedback is provided by S_2 . Firstly large open-loop gain of the amplifier is considered and then the circuit is studied in two phases. These two phases are termed as sampling mode and amplification mode. The idea of realizing a basic switch is using a single nMOS and pMOS. Placing a transmission gate is also a way to improve the performance which ensures low ON resistance. The basic building block of various applications, such as loop filter of Discrete-time(DT) $\Delta\Sigma$ modulator, is Switched-Capacitor Integrator. In CMOS technology power consumption miniaturization and speed enhancement has been crucial aspects in design

considerations of analog signal circuits. Also, the basic building block of analog and mixed signal circuits are operational amplifier. In sub-micron technologies the operational amplifiers suffer from limited swing and dynamic range, low gain, high power consumptions, low stability and compensation considerations, larger chip area, etc. [2]-[5] Now, the question arises is how the circuit behaves as an integrator finds a sophisticated answer in different ways. On analyzing the "traditional" circuit it can be noticed that the transfer function in that case would be

$$H(s) = -\frac{1}{sR_1C_2} \quad (1)$$

We know that division in the time domain means integration in the time domain. In precision, if we analyze back all the simplest integrator reasoning on the currents as shown in fig. , voltages and the charges, we can write here as




Fig. 2 Simple Integrator working

Voltage-charge relationship of capacitor together with the definition of current applied to the working of circuit configuration where a virtual ground adds to the presence and working of operational amplifier, which can be easily derived as equation (2) and (3),

$$I(t) = \frac{dQ(t)}{dt} \quad \xrightarrow{Q_c(t) = C_2 V_c(t)}$$

$$I(t) = C_2 \frac{dV_c}{dt} \quad \xrightarrow{V_c = -V_o} \quad I(t) = -C_2 \frac{dV_o}{dt} \quad (2)$$

The current at the input of the op-amp circuit is similar to the current I(t) that flows across the capacitor, hence

$$\frac{V_i(t)}{R_1} = -C_2 \frac{dV_o}{dt} \quad \rightarrow \quad \int_{V_o(0)}^{V_o(t)} dV_o = -\int_0^t \frac{V_i(t)}{R_1 C_2} dt$$

$$\Rightarrow V_o(t) - V_o(0) = -\frac{1}{R_1 C_2} \int_0^t V_i(t) dt$$

$$\Rightarrow V_o(t) = V_o(0) - \frac{1}{R_1 C_2} \int_0^t V_i(t) dt \quad (3)$$

The above statement concludes that the output voltage at any given time t is proportional to the integration of that voltage upto that time t. Beginning from the equivalent switched capacitor circuit and in terms of charge transferred from input to output, we can say that each clock cycle runs like, C₁ is absorbing a charge Q=C₁V_i when φ₁ is active and this charge from C₁ is transferred to C₂ when φ₂ is active [6]-[11]. At φ₂ active we can write that the output changes at each cycle of clock is given by equation (4),

$$V_o = -\frac{Q}{C_2} = -\frac{C_1}{C_2} V_i \quad (4)$$

A staircase waveform when approximated by a ramp signal is observed to be functioning as an integrator. This can be clearly observed from the fig. 3 and fig. 6,




Fig. 3 Fundamental Switched-Capacitor Integrator




Fig. 4 Staircase resultant of Switched-Capacitor Integrator

V_o being the final value after k clock cycles T_{ck} can be written as in equation (7),

$$V_o(kT_{ck}) = V_o[(k-1)T_{ck}] - V_i[(k-1)T_{ck}] \cdot \frac{C_1}{C_2} \quad (5)$$

And as said in the beginning, here it can be justified as a **sampled system**. Based on the output sampling phase, a Switched-Capacitor Integrator can be full delay or Half delay Switched-Capacitor Integrator. The operational amplifier is fully operational during full delay phase and partially operational during half delay phase. In partially operational switched-capacitor opamps, power reduction reaches about 50%. In current mirror opamps the transconductance can be switched off during sampling phase, in both half-delay or full-delay switched capacitor integrator. In today's technical era Switched-Capacitor Integrator circuits are finding a wide use in applications of analog digital Integrated circuits, which are formed by using components such as OTAs and OPs. In signal processing circuits majorly known as filters and modulators, and also in mixed signal circuits, switched-capacitor Integrator find a wide variety of usage [12]-[18]. This can be said easily by the fact that all the implementations of these combinational circuits, such as filters, are made by the mixture of negative and positive switched-capacitor integrator.

II. SC PI INTEGRATOR DESIGN

On considering a parasitic switched capacitor integrator, we can see that the capacitor C₂ having parasitic capacitance from every capacitor plate to ground terminal. Parasitic capacitor Cp1 in the left plate is charged to the input voltage in the sampling mode and is discharged by S₄ to ground in the integration mode. When we talk about parasitic capacitor Cp2 in the right plate then comes the role of amplifier gain that we obtained in our previous paper. Due to amplifier gain which is finite, the capacitor Cp2 is only charged slightly in the integration mode.




Fig.5 SC parasitic insensitive or classical integrator

Thus capacitor Cp1 deliver no charge to C₁ and capacitor Cp2 deliver a very little charge to C₁. Also exists a few non linearities aroused from these parasitics.

III. SIMULATION RESULTS

The above discussed SC integrator is simulated with the help of Differential folded cascode amplifier with improved gain. The results and waveforms are shown in the following figures below.




Fig.6 Schematic diagram of SC integrator

Figure 6 shows the schematic diagram of parasitic insensitive SC integrator. In this figure we can clearly see that how the switching has been done. More over the value of capacitor has been kept as low as possible. This is done to reduce the size of the circuit. By doing this the SC integrator is operated at an optimum voltage though there is a trade off between few values. Also the slew rate is found to be low in the differential folded cascode amplifier which leads to the low noise performance of the circuit implemented. As discussed previously, high amplifier gain and optimum slew rate and phase margin is necessary feature for the designing of an optimum SC integrator.




Fig.7 Schematic diagram of Modified SC integrator




Fig.8 Transient response of SC integrator




Fig.9 Voltage analysis of SC Integrator

Figure 7 shows the modified diagram of switched capacitor integrator. In this case switching technique is applied to both the terminals. Figure 8 and 9 shows the transient response of the SC integrator and Figure 10 shows the noise response of SC integrator. In this we can see that the noise is reduced and a low noise integrator has been implemented using the used design parameters.




Fig.10 Noise response of SC integrator




Fig.11 Zoomed layout view of SC integrator design

Figure 11 shows the layout of the Switched capacitor Integrator design. The area has been calculated and it is found that the implemented switched capacitor integrator has an area of 0.16mm² and the minimum operating voltage is found to be 0.8V. Though there are trade offs in every design and so are present in this.

IV. CONCLUSION

A switched capacitor Integrator having parasitic capacitances have been implemented using a two stage operational amplifier and a differential folded cascode amplifier. Form the analysis this can be obtained that design implemented using amplifier provided few improvements in the Switched Capacitor design model. Also having trade offs, the design has its optimized usage. Besides having trade offs the design can be a good source for low power applications.

REFERENCES

- [1]. Mostafa A. N. Haroun and Anas A. Hamoui, "Design and Verification of a Switchable Opamp for Switched-Capacitor Integrators," IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 61, No. 10, pp. 738-742, October 2014.
- [2]. Chien-Hung Kuo, Deng-Yao Shi and Kang-Shuo Chang, "A Low-Voltage Fourth-Order Cascade Delta- Sigma Modulator in 0.18- μ m CMOS," IEEE Transactions on Circuits and Systems I, Vol. 57, No. 9, pp. 2450-2461, September 2010 .
- [3]. Edward H. Lee and S. Simon Wong, "Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier for Approximate Computing," IEEE Journal Of Solid-State Circuits, Vol. 52, No. 1, pp. 261-271, January 2017.
- [4]. Mostafa A. N. Haroun and Anas A. Hamoui, "A current-mirror opamp with switchable transconductances for low-power switched-capacitor integrators," in Proceedings of IEEE International Symposium of Circuits & Systems, pp. 9-11, May 2013.
- [5]. Ali Roozbehani, Seyyed Hossein Pishgar, and Omid Hashemipour, "A Modified Structure for High-Speed and Low-Overshoot Comparator-Based Switched-Capacitor Integrator," IEEE Iranian Conference on Electronics Engineering (ICEE), pp. 14-16, May 2013.
- [6]. J. K. Fiorenza, T. Seppke, C. G. Sodini, P. Holloway and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled CMOS technologies," IEEE Journal of Solid-State Circuits, Vol. 41, No. 12, pp. 2658–2668, December 2006.
- [7]. Xin Meng, Tao Wang and Gabor C. Temes, "A Low-Power Parasitic-Insensitive Switched-Capacitor Integrator for Delta-Sigma ADCs," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 989-989, June 2014.
- [8]. J. Xu et al., "Ultra low-FOM high-precision $\Delta\Sigma$ modulators with fully clocked SO and zero static power quantizers," in Proceedings of IEEE Conference on Custom Integrated Circuits, pp. 1–4, September 2011.
- [9]. A. A. Hamoui, M. Sukhon, and F. Maloberti, "Digitally-enhanced high order $\Delta\Sigma$ modulators," in Proc. IEEE International Conference on Electronic Circuits and Systems, pp. 1115–1118, September 2008.
- [10]. Xiao Wang, Zelin Shi and Baoshu Xu, "Noise Optimization of Switched Capacitor Integrator," IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp. 519-522, June 2015.
- [11]. Moo-Yeol Choi, Hyung-Dong Roh, Yong-Hee Lee, Ho-Jin Park and Bai-Sun Kong, "Double-sampled $\Delta\Sigma$ modulator with 1.5-bit FIR feedback DAC for reduced noise folding and increased power efficiency," IEEE Electronic Letters, Vol. 52, Issue 8, No. 4, pp. 598-600, April 2016.
- [12]. Mohd Asim Saeed, Jimit Gadhia, and H. S. Jatana, "Accurate Analysis of Settling Error in CDS Integrator based Sigma Delta Modulators," Annual IEEE India Conference (INDICON), pp. 1-6, December 2015.
- [13]. Younghyun Yoon, Danbi Choi and Jeongjin Roh, "A 0.4 V 63 μ W 76.1 dB SNDR 20 kHz Bandwidth Delta-Sigma Modulator Using a Hybrid Switching Integrator," IEEE Journal of Solid-State Circuits, Vol. 50, Issue 10, pp. 2342-2352, October 2015.

- [14]. Luca Giuffredi, Giorgio Pietrini and Andrea Boni, "Accurate Modeling of Ultra Low-Power $\Sigma\Delta$ Modulator," 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), pp. 10-14, July 2014.
- [15]. Curt Karnstedt, "Optimizing Power of Switched Capacitor Integrators in Sigma-Delta Modulators," IEEE Circuits and Systems Magazine, Vol. 10, Issue 4, pp. 64-71, November 2010.
- [16]. Tao Wang and Gabor C. Temes, "Low-power switched-capacitor integrator for delta-sigma ADCs," 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), August 2010, pp. 493-496.
- [17]. A. Nilchi and D.A. Johns, "Charge-pump based switched-capacitor integrator for $\Delta\Sigma$ modulators," Electronics Letters, Vol. 46, Issue 6, pp. 400-401, March 2010.
- [18]. Majid Shakeri , Pooya Torkzadeh , and Sahel Shariati Samani, "Clock feed-through analysis in switched-capacitor integrator transmission gates switches," 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, pp. 29-33, May 2009.
- [19]. Ravindranath Naiknaware and Terri S. Fiez, "Process-insensitive low-power design of switched-capacitor integrators," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 51, Issue 10, pp. 1940-1952, October 2004.
- [20]. Harish Balasubramaniam and Klaus Hofmann, "Calibrated switched capacitor integrators based on current conveyors and its application to Delta Sigma ADC," 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), pp. 1-4, July 2014.

International Journal Of Engineering Research And Applications (IJERA) Is **UGC Approved** Journal With Sl. No. 4525, Journal No. 47088. Indexed In Cross Ref, Index Copernicus (ICV 80.82), NASA, Ads, Researcher Id Thomson Reuters, DOAJ.

Pragati Sheel*, "Optimized Design of Switched-Capacitor (SC) Integrator." International Journal Of Engineering Research And Applications (IJERA), vol. 08, no. 01, 2018, pp. 86–90.