

In analog and mixed-signal systems, an operational amplifier (op amp) is commonly used to amplify small signals, to add or subtract voltages, and in active filtering. It must have high gain, low current draw (high input resistance), and should function over a variety of frequencies, and the op amp transistor level has been drawn below

3.3: op-amp design:




FIG5: op-amp design

Stacking is a process of adding an extra transistors in between the pmos and nmos so as to reduce the sub threshold leakage current, and the test circuitry is the inverter with the nmos stack transistors.

3.4 Test circuitry (CMOS stack):




FIG 6: Test circuitry

4 : RESULTS WITH WAVE FORMS:




FIG 7: Wave form of the leakage control system




FIG8: waveform of the opamp




FIG 9:waveforms of the test circuitry of stack transistors

In the wave form of the test circuitry the leakage power has been reduced. By using CMOS stack circuitry most of the leakage currents have been reduced which is due to the increase in the threshold voltage and in the negative differential op-amp the result is the exact difference of the input signals and the outputs can be limited from the given inputs these all individual circuits are designed in the cadence 180 nm technology and if we add the whole process to the technology library and we can further use this design for reusability further experiments

5.CONCLUSION:

The proposed circuit in [1] was designed in cadence environment with 180nm technology and

the body bias voltage was generated. This circuit can be further involved in the huge analog VLSI circuits for the low power consumption. Due to the stack transistors the leakage power also reduced and the current components of the test circuitry has been found. To reduce the leakage power, this paper has presented a technique that generates the V_{Body} . By observing the BTBT leakage current (I_{BTBT}) and the subthreshold leakage current (I_{SUB}), the body-bias voltage is automatically generated and continuously adjusted by the control loop. By tuning the body bias voltage using the leakage-monitoring circuit, the circuit can be biased at the optimal point where the subthreshold leakage current and the BTBT leakage current are balanced to accomplish the minimum leakage power, by using the stack transistor by comparing op amp and the stack circuitry mostly subthreshold leakage power has been reduced from the stack circuitry only

REFERENCES

- [1] M. Johnson, D. Somasekhar, and K. Roy, "Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS," in *Proc. of the Design Auto. Conf.*, pp. 442–445, June 1999.
- [2] J. Halter and F. Najm, "A Gate-Level Leakage Power Reduction Method for Ultra Low Power CMOS Circuits," in *Proc. of the Custom Integrated Circuits Conf.*, pp. 475–478, 1997.
- [3] H. Kawaguchi, K. Nose, and T. Sakurai, "A Super Cut-off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current," *IEEE J. of Solid State Circuits*, vol. 35, pp. 1498–1501, Oct. 2000. pp. 1772–1780, Nov. 1998.

AUTHORS:

1.K.R.N.KARTHIK, completed Bachelors degree from Mallareddy Engineering College, affiliated to JNTU, Hyderabad. Pursuing M.Tech in VLSI at KL university, Vijayawada.

2. M.Nagesh Babu was born in Kurnool, Kurnool (Dist.), AP, India. He received B.Tech in Electronics & Communication Engineering from JNTU Anantapur, AP, India and M.Tech from JNTU, Hyderabad AP, India. He is presently working as an Associate Professor in the Department of Electronics & Communication Engineering, K L University, Vijayawada, AP, India. He has 9 years of Industry experience and 10 years of Teaching experience. He presented 2 papers in National conferences and published 5 papers in International Journals.

3. V.NarasimhaNayak was born in Khammam . AP, India. He received B.Tech in Electronics & Communication Engineering from SBIT, Khammam, AP, India and M.Tech from National Institute of Technology, Rourkela, India. He is working as Assistant Professor in Department of Electronics & Communication Engineering, KL University,

Vijayawada, AP, India. He has published one International Journal

4. S.RAJESWARI was in Dharmavaram, Anantapur(Dist), AP, India. She received her B.Tech degree in Electronics & Communication Engineering from JNTU Anantapur, AP, India and M.Tech from JNTU, Hyderabad AP, India. She is presently working as an Assistant Professor in the Department of Electronics & Communication Engineering, K L University, Vijayawada, AP, India. She has 5 years of experience in Teaching. She presented a paper in National Conference.

5.Dr.Fazal Noorbasha was born on 29th April 1982. He received his, B.Sc. Degree in Electronics Sciences from BCAS College, Bapatla, Affiliated to the Acharya Nagarjuna University, Guntur, Andhra Pradesh, India, in 2003, M.Sc. Degree in Electronics Sciences from the Dr. HariSingh Gour University, Sagar, Madhya Pradesh, India, in 2006, M.Tech. Degree in VLSI Technology, from the North Maharashtra University, Jalgaon, Maharashtra, INDIA in 2008, and Ph.D. Degree in VLSI Specialization from Department Of Physics and Electronics, Dr. HariSingh Gour Central University, Sagar, Madhya Pradesh, India, in 2011. Presently he is working as a Associate Professor and VLSI Systems Research Group in KL University.