

Adaptive body biasing process compensation techniques for Digital circuit

Mrs. Sonika*, Mr. Anshuman Singh**

*(lecturer in GNIT, Greater Noida)

** (Assistant professor in NIET, Greater Noida)

ABSTRACT

The present invention relates generally to the integrated circuits (ICs) & in particular to process, voltage & temperature (PVT) variations in an ICs. PVT variations are critical factor that hamper performance of ICs for example PVT variations can result in a change in setup & hold times of synchronous circuits. Different components of asynchronous circuit are driven by a common system clock. Therefore any change in setup or hold times corresponding to any one component causes an erroneous circuit output. One technique to reduce PVT variations in a circuit is based on sensing the variations in the circuit & then taking the appropriate action to reduce these variations.

Keywords: PVT compensation, Adaptive body biasing.

INTRODUCTION

In this era of ultra large scale integration for a chip to be efficient, the I/O structures require the circuit design expertise along with the knowledge of processes in detail. It is the I/O element which finally interfaces with the core signal to the off chip environment. The I/O cells are placed on the periphery of chip along with supply cells, corners & fillers. The supply for the core is separated from supply of I/O's because the noise that arise at the switching of the large output buffer. PAD is basically a sandwich of various metal layers from where user can either receive the output or apply the input. The present work describes some of the basic design considerations for I/O pads. Wherever possible, design option for smaller area, low power & high speed has been comprehensively dealt with. The emphasis is on having an idea of the various circuit elements involved in an I/O library & an understanding of the behavior & their performance & finally an optimized design is proposed for 3.3V tolerant bidirectional I/O.

2. I/Os: problems & solutions

Main problems occur in I/Os are Latchup, Electrostatic discharge, electromigration & simultaneous switching noise.

2.1 LATCH UP

Latch-up is a failure mechanism of CMOS integrated circuits characterized by excessive current

drain coupled with functional failure, parametric failure and/or device destruction. Latch-up is an undesirable but controllable phenomenon.

This Latchup may be prevented in two basic ways: • Latchup resistant CMOS process • Layout technique. [16]

2.2 ELECTROSTATIC DISCHARGE

Electrostatic discharge is a subclass of the failure causes known as electrical overstress (EOS). The ESD events have four major stages: (1) charge generation (2) charge transfer (3) charge conduction (4) charge induced damage. There are two basic ways that circuits are protected: 1) Improve the unprotected elements 2) Add additional circuit elements to divert the charge and clamp the voltage most circuits use a combination of these three techniques.

2.3 ELECTROMIGRATION

Electromigration refers to the gradual displacement of the metal atoms of a conductor as a result of the current flowing through that conductor. Electromigration can be prevented by: 1) Proper design of the device 2) Good selection and deposition of the passivation

2.4 SIMULTANEOUS SWITCHING NOISE (SSN):

This Switching Noise is called Simultaneous Switching Noise (SSN). SSN is studied by Fei Yuan, Ph.D, P.Eng [8] and discussed lot of methods to reduce it. SSN Reduction Techniques - Separate power and ground pins and pads for analog and digital circuits whenever possible.

Corner pads will have long bond wire and their inductance is very high.

3. DESIGN SPECIFICATION

The specifications are a set of conditions and functionality which are required by the customer. For a designer it is necessary to observe specifications properly and then provide optimized solution. The design must be ensured to work under the process, temperature and Voltage variation. Here by the design presented ensured to work under type process, temperature variation from 0°C to 50°C, core supply variation from 1.1 to 1.2 and VDD variation from 3.0 V to 3.6 V. Other specifications are delay, frequency of operation, VIL and VIH

levels. These specifications are defined separately for the input and output path.

3.1 DESIGN OPTIMIZATION

The designer has to ensure that the design is efficient as well as cost effective. The cost of production of a chip is much more expensive than design. It is necessary to optimize area so that production in each batch increases thereby reduction in cost. Power consumption is also very important issue. There are some important parameters among which we have to compromise during the design: Area, power consumption, delay, speed, etc. Hence by taking care of all these parameters we have to provide an optimized design.

3.1.1 DECISION OF W/L RATIO

Area of a chip is basically determined by the (W/L) ratio of transistors. we have taken transistor model from the Linear Technology 130nm technology and then with suitable biasing simulated the ckt and plots are obtained. According to application specific, we will decide the lengths if there is the issue of leakage current then we have to choose the length according to the plot of leakage current wrt length.

3.1.2 SPEEDS VERSUS AREA TRADE-OFF

The speed of a circuitry is determined by the switching response of the circuit. The rise time and fall time of output determines how fast the circuit is operating. Faster the circuit lesser time it will take to settle. The basic cause of the rise time and fall time is the parasitic offered by the circuit.

3.1.3 DESIGN AND OPTIMIZATION TECHNIQUES

The physical design is a design process which is an intermediate between circuit design and circuit on silicon. During the physical design we use different polygon layers which represent the different layers on the silicon. By using these layers a schematic is transformed into layout which is used later for mask preparation during fabrication process. So layout is a heart of all over the circuit design because it transfers the circuit into real world. After the layout design we check it for certain rules known as DRC (Design Rule Check) and LVS (Layout versus Schematic) check. When our layout passes both these checks then we extract netlist from the layout. By simulating this postlayout netlist we verify our results, the dc results will remain same but there may be some changes in transient results due to the parasitics .

4. ADAPTIVE BODY BIASING

Adaptive Body Bias (ABB) involves recovering dies impacted by process variations through post silicon tuning. ABB is a dynamic control technique used to tighten the distribution of


maximum operational frequency and the maximum leakage power, in the presence of within die (WID) variations

5. RESULT & ANALYSIS

Output Buffer output slope can be adjusted through compensation technique. Either by change in compensation codes or by adjusting proper substrate biasing voltage. Here in this project I am trying to adjust output slope which is affected by process variation through substrate biasing control mechanism. Adaptive biasing technique used to control the output slope of buffer. Hereby we are able to design output path having a compensated output slope under all PVT conditions. Using feedback signals from I/O PAD slew rate control is also achieved. LTSPICE simulation results are shown here.

Wave form	SUBP=1.8 V	SUBP=2.1 V	SUBP=1.5V
P Buffer- Rising Wave form	61.159ps	60.281ps	63.348ps
P Buffer- Falling Wave form	90.354ps	78.139ps	116.5ps
	SUBN=0.0	SUBN=0.3 V	SUBN=-0.3V
N Buffer- Rising Wave form	406.7ps	388.06ps	416.79ps
N Buffer- Falling Wave form	34.236ps	32.779ps	39.042ps


N PRE-BUFFER PULSE




N Pre-buffer Rise




Simulation Waveform of Output Buffer Output Waveform Pulse:



Output Waveform Rising



Output Waveform Falling



CONCLUSION:

Due to change in Substrate Voltage Slope of the output Curve changes Increase in Substrate Bias Voltage \square Decrease in Rise (t_r) and Fall (t_f) time of output waveform. The Complete design of the compensated circuit for an I/O buffer is presented with the cost of area and process mask generation time. The system will work at hundreds of MHz and presents same quality of output signal and hence reduces the noise encounters due to change in process design.

References

- [1] A.Amerasekera and C.Durrury, ESD in Silicon Integrated Circuit, John Wiley & Sons, 1995.
- [2] A.Amerasekera et al., "ESD failure Modes: Characteristics Mechanism and Process Influences" IEEE Trans. Electron Devices, Vol.39, No2, pp.430-436, Feb 1992.
- [3] A.Amerasekera and C.Duvvury "The Impact of technology scaling on ESD Robustness and Protection Circuit design," Proc.EOS/ESD Symp., 1994, pp 237-245.
- [4] C.Duvvury and A.Amerasekera, "ESD issued for advanced CMOS Technologies," Microelectronics Reliability, Vol36, No7, 1996.
- [5] Canh Q Tran, Hiroshi Kawaguchi and Takayasu Sakurai "Low Power High Speed Level Shifter design for Block-Level dynamic voltage scaling environment," University of Tokyo.
- [6] Craig Brunty and Laszlo Gal, "Optimum Tapered Buffer" IEEEJSSC Vol 27 Jan 1992.
- [7] C.R. Parthasarthy, "Investigation of Slew Rate Control in the buffers of HCMOSS I/O library," Library development group, Central R&D, ST Microelectronics Gr.Noida.
- [8] Fei Yuan, Ph.D, P.Engg, "Simultaneous Switching Noise (SSN)," Department of Electrical and computer Engg, Ryerson University, Toronto, Canada.
- [9] Jose Rocha, Marcelino Santos, J.MDores Costa and Floriberto Lima, "High Voltage Tolerant Level Shifters and Logic Gates in standard low voltage CMOS Technology."
- [10] J.S.Shor, Y.Afek and E.Engel, "I/O buffer for high performance, low power application," CICC, pp.595-598, May, 1997.
- [11] J.E.Vinson and J.J.Liou, "Electrostatic discharge in semiconductor devices, protection technique "Proceeding of IEEE, Vol 88, 2000.