HOME   ||   EDITORIAL BOARD   ||   INDEXING   ||   PROCESSING CHARGES   ||   PEER REVIEW PROCESS   ||   CONTACT US  
Anybody can submit their paper by mailing at ijera.editor@gmail.com. IJERA is UGC Approved Journal.
ISO

CALL FOR PAPER

PAPER SUBMISSION

WHY CHOOSE IJERA

AUTHOR INSTRUCTIONS

STATISTICS

UNIVERSITY AFFILIATES

CHECK PAPER STATUS

FAQ

CURRENT ISSUE

IJERA ARCHIVE

CALL FOR CONFERENCE

UPCOMING CONFERENCE

SPECIAL ISSUE ARCHIVE

MODEL PAPER

COPY RIGHT FORM

COPYRIGHT INFRINGEMENT

JOURNAL ETHICS

qrcode

    Volume 1 2 3 4 5 6 7

S.No. Title Page Downloads
1. Determination of Color, Texture and Edge Features for Content-Based Image Retrieval
Sharvari M. Waikar, Dr.K.B.Khanchandani
01-04 pdf
2. An ARM 7 Based Temperature Measurement System Using CAN Bus
Ms. A.A. Paturkar, Dr.P.T.Karule, Mr. A.S.Dikholkar
05-10 pdf
3. Efficient OFCDM Techniques In 4G
Supriya D. Kubade, Dr.Mr. Santosh Chede, Pravin R.Lakhe
11-15 pdf
4. Design and Implementation of Orthogonal Code Convolution Using Enhanced Error Control Technique
Ms.Smita D.Jirapure, Prof. Sanjay Balwani
16-20 pdf
5. ECG Noise Removal using Adaptive Filtering
Mr. Deepak Bhoyar, Prof .Primal Singh
21-24 pdf
6. VLSI Architecture for Neural Network
Dhananjay Kumar, Dileep Kumar, J.R.Shinde, Amit Kumar, Vineet Kumar
25-29 pdf
7. Comparative study Of Interpolated DFT algorithm
Pravin Patil, Dr.S. Shriramwar, Sumit Vaidya
30-32 pdf
8. Data Hiding Technique for Security by using Image Steganography
Nikhil D. Rahate, Prof. P. R. Rothe
33-36 pdf
9. ZIGBEE AND GSM BASED WIRELESS METER WITH TAMPER DETECTION AND CONTROL SYSTEM
Vivek A. Dongre, Prof. A P. Rathkanthiwar
37-42 pdf
10. Design of complex fuzzy logic arithmetic unit for floating number
Lokesh Tople, A.B.BAVASKAR
43-46 pdf
11. Design of Mobile Ad hoc Network with Performance evaluation of AODV and DSDV Routing Protocol
Snehal S. Nikam, Prof. R.P. Deshmukh, Prof. P.D. Dorge
47-51 pdf
12. Segmentation of collection of images
Gaurav S. Zarkar, S.B. Shrote
52-55 pdf
13. Design of Sequential Circuit using Low Power Adiabatic Complementary Pass Transistor Logic
Mamta Kumari, Prof. M.L. Keote
56-61 pdf
14. DESIGN AND IMPLEMENTATION OF REAL TIME FACIAL EXPRESSION RECOGNITION SYSTEM
Priyank Prakash Shelare, Nishant Hariprasad Pandey
62-66 pdf
15. Encoding Scheme for Power Reduction in Network on Chip Links
Chetan S.Behere, Somulu Gugulothu
67-71 pdf
16. VLSI Design of Multichannel AMBA AHB
Shraddha Divekar,Archana Tiwari
72-77 pdf

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Go Top